Mixing statement and block name

In Verilog, you cannot use both a statement label and a block name.

always : alw_stmt begin : alw_block
end : alw_block

always begin : alw_block
end : alw_block

SVH offers a quick fix for this issue. In the above example, it would remove ‘alw_stmt’.