End name without begin name

In Verilog, you cannot have an end name without a begin name.

always begin
end : alw

always begin  : alw
end : alw

SVH offers a quick fix for this issue. In the above example, it would add the name ‘alw’ after the ‘begin’.