Auto-close brackets and quotes

Matching brackets are important when writing Verilog, VHDL and SystemVerilog. This video demonstrates how Sigasi Visual HDL helps you to balance your brackets by automatically closing them. We will also show you a trick to quickly navigate to a matching bracket.