See also Prefix all signals in an instantiation (legacy)Configure include paths in Sigasi Visual HDL for Eclipse (screencast)ANSI and Non-ANSI Port Declarations in Verilog (blog post)Sigasi's Software Development Kit Part 2 (legacy)Sigasi's Software Development Kit Part 1 (legacy)